

WHAT IS CLAIMED IS:

1 1. A method of interlinking first and second switch
2 modules in a common switch node, comprising the steps of:
3 providing first and second redundant links between said first
4 and second switch modules;
5 receiving a data packet with a destination address;
6 over-writing said destination address with a routing tag
7 identifying only an active one of the first and second links; and
8 outputting the data packet only to said active one of said
9 first and second links identified by the routing tag.

1 2. A method according to claim 1, further including the step
2 of simultaneously receiving at first and second link terminals in
3 said first switch module the data packet having the routing tag.

1 3. A method according to claim 1, further including the
2 steps of:
3 passing the data packet through a switch core and
4 therein performing the overwriting step.

1 4. A method according to claim 1, further including the
2 steps of:
3 detecting a fault condition in the active one of said first and
4 second links; and thereafter
5 the over-writing step overwrites said destination address
6 with the routing tag identifying the other of said first and second
7 links.

003220" 444560

20 said first link terminal passes said data packets to the first
21 link when the switch core overwrites said standard routing tag
22 with said first unique one of said modified routing tags, and
23 said second link terminal passes said data packets to the
24 second link when the switch core overwrites said standard routing
25 tag with said second unique one of said modified routing tag.

1 14. A switch node according to claim 13, further including:
2 a third module between said first and second modules,
3 comprising a space switching module.

1 15. A switch node according to claim 13, further including:
2 a plurality of modules between said first and second
3 modules, each comprising a space switching module.

1 16. A set of ATM switch modules in an ATM switch node,
2 each comprising:

3 a power distribution layer;
4 a clock functions layer in communication with the power
5 distribution layer;

6 ATM switch planes in communication with the clock
7 functions layer;

8 an interconnection links layer connecting to another
9 interconnection links layer of another of said set of ATM switch
10 modules via at least first and second redundant links, said
11 interconnection links layer detecting faults in said links and
12 redirecting communication to one of said first and second links
13 whenever faults are detected in the other of said links; and

003220 "HTS60
05444"02300

14 an applications layer in communication with the
15 interconnections links and providing data packets to said
16 interconnection links layer, said applications layer operating
17 independently of said detecting and re-directing aspects of said
18 interconnection links layer.

1 17. A switch node comprising:
2 a first switch module operatively communicating with a
3 second switch module through a set of links;
4 said set of links including a first set of links actively
5 carrying data packets between the first and second modules and at
6 least one extra link that remains idle until a failure is detected in
7 any one of the first set of links, whereupon the extra link takes the
8 place of the failed link in carrying assigned ones of said data
9 packets.

1 18. A switch node according to claim 17, including:
2 multiple extra links, each available to take the place of any
3 failed ones of the first set of links in carrying assigned ones of the
4 data packets.

1 19. A switch node according to claim 17, further including:
2 internal routing taggers to tag the data packets to particular
3 ones of the first set of links until any one of the first set of links
4 fails whereupon said taggers instead tag the data packets otherwise
5 destined for the failed link to the extra link.

008220 "44" 02200

003220-44560

1 20. A switch node comprising:
2 a number N of first links and a number M of second links,
3 all connecting first and second switch modules, each switch
4 module including:
5 a fault detector to determine N number of currently operable
6 ones of said N&M first and second links;
7 a switch core communicating between at least one device
8 circuit and the first and second links to route data packets from the
9 device circuits to at least the N number of currently operable first
10 and second links; and
11 a device-side switch port interface between the device
12 circuit and the switch core to add internal routing tags to the data
13 packets identifying only the N number of currently operable first
14 and second links; and
15 a link-side switch port interface between the switch core and
16 the links to read the internal routing tags and route the data
17 packets to the N number of currently operable first and second
18 links.

1 21. A switch node according to claim 20, wherein:
2 N is one and M is one.

1 22. A switch node according to claim 20, wherein:
2 N is at least two and M is one.

1 23. A switch node according to claim 20, wherein:
2 N is at least two and M is at least two.

1 24. A switch node according to claim 20, further including:
2 N+M number of link exchanges coupled between the
3 switch core and corresponding ones of the first and second
4 links; and wherein:

5 the link-side switch port interface includes N+M link-
6 side switch port interfaces, one per link exchange.

1 25. A switch node according to claim 20, wherein:
2 each switch module includes device circuits, and
3 the device-side switch port interface includes multiple
4 device-side switch port interfaces, one per device circuit.

008220" 44T44 0951444 022800